SONY

Diagonal 12.84 mm (Type 1/1.2) CMOS Solid-state Image Sensor with Square Pixel for Color Cameras

IMX585-AAQJ1-C

STARVIS 2

Description

The IMX585-AAQJ1-C is a diagonal 12.84 mm (Type 1/1.2) CMOS active pixel type solid-state image sensor with a square pixel array and 8.40 M effective pixels. This chip operates with analog 3.3 V, digital 1.1 V, and interface 1.8 V triple power supply, and has low power consumption. High sensitivity, low dark current and no smear are achieved through the adoption of R, G and B primary color mosaic filters. This chip features an electronic shutter with variable charge-integration time.

(Application: Security cameras)

Features

- ◆ CMOS active pixel type dots
- ◆ Built-in timing adjustment circuit, H/V driver and serial communication circuit
- ♦ Input frequency: 24 MHz / 27 MHz / 37.125 MHz / 72 MHz / 74.25 MHz
- ♦ Number of recommended recording pixels: 3840 (H) × 2160 (V) approx. 8.29M pixel
- ◆ Readout mode

All-pixel scan mode

Horizontal / Vertical 2/2-line binning mode

Window cropping mode

Horizontal / Vertical direction - Normal / Inverted readout mode

◆ Readout rate

Maximum frame rate in

All-pixel scan mode: 12 bit: 60 frame/s, 10 bit: 90 frame/s

◆ High dynamic range (HDR) function

Digital overlap HDR

Clear HDR

- ◆ Synchronizing sensors function
- ◆ Variable-speed shutter function (resolution 2H units)
- ◆ 10-bit / 12-bit A/D converter
- ◆ Conversion gain switching (HCG Mode / LCG Mode)
- ♦ CDS / PGA function

0 dB to 30 dB: Analog Gain 30 dB (step pitch 0.3 dB)

30.3 dB to 72 dB: Analog Gain 30 dB + Digital Gain 0.3 dB to 42 dB (step pitch 0.3 dB)

♦ Supports I/O

CSI-2 serial data output (2 Lane / 4 Lane / 8Lane / 4Lane × 2ch)

RAW10 / RAW12 / RAW16 (Clear HDR) output

◆ AR coating on cover glass (Both sides)

Sony Semiconductor Solutions Corporation reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony Semiconductor Solutions Corporation cannot assume responsibility for any problems arising out of the use of these circuits.

Device Structure

♦ CMOS image sensor

◆ Image size

Diagonal 12.84 mm (Type 1/1.2) approx. 8.40 M pixels, All pixels

◆ Total number of pixels

3856 (H) × 2220 (V) approx. 8.56 M pixels

◆ Number of effective pixels

3856 (H) × 2180 (V) approx. 8.40 M pixels

◆ Number of active pixels

3856 (H) × 2176 (V) approx. 8.39 M pixels

◆ Number of recommended recording pixels

3840 (H) × 2160 (V) approx. 8.29 M pixels

◆ Unit cell size

 $2.9 \mu m (H) \times 2.9 \mu m (V)$

◆ Optical black

Horizontal (H) direction: Front 0 pixels, rear 0 pixels Vertical (V) direction: Front 20 pixels, rear 0 pixels

♦ Dummy

Horizontal (H) direction: Front 0 pixels, rear 0 pixels Vertical (V) direction: Front 0 pixels, rear 0 pixels

◆ Substrate material

Silicon

Absolute Maximum Ratings

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage (analog: 3.3 V)	AV_{DD}	-0.3	4.0	>	
Supply voltage (interface: 1.8 V)	OV_{DD}	-0.3	3.3	V	
Supply voltage (digital: 1.1 V)	DV _{DD}	-0.3	2.0	V	
Input voltage	VI	-0.3	OV _{DD} + 0.3	V	Not exceed 3.3 V
Output voltage	VO	-0.3	OV _{DD} + 0.3	V	Not exceed 3.3 V
Operating temperature	Topr	-30	85	°C	
Storage temperature	Tstg	-40	85	°C	

Application Conditions

Item	Symbol	Min.	Тур.	Max.	Unit
Supply voltage (analog: 3.3 V)	AV _{DD}	3.20	3.30	3.40	V
Supply voltage (interface: 1.8 V)	OV _{DD}	1.70	1.80	1.90	V
Supply voltage (digital: 1.1 V)	DV_DD	1.00	1.10	1.20	V
Performance guarantee temperature	Tspec	-10	_	60	°C

USE RESTRICTION NOTICE

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the image sensor products ("Products") set forth in this specifications book. Sony Semiconductor Solutions Corporation ("SSS") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a SSS subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of SSS on such a use restriction notice when you consider using the Products.

Use Restrictions

- The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by SSS from time to time.
- You should not use the Products for critical applications which may pose a life- or injury-threatening
 risk or are highly likely to cause significant property damage in the event of failure of the Products. You
 should consult your sales representative beforehand when you consider using the Products for such
 critical applications. In addition, you should not use the Products in weapon or military equipment.
- SSS disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

Design for Safety

 SSS is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

Export Control

 If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations.
 You should be responsible for compliance with the said laws or regulations.

No License Implied

• The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that SSS and its licensors will license any intellectual property rights in such information by any implication or otherwise. SSS will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

Governing Law

This Notice shall be governed by and construed in accordance with the laws of Japan, without reference
to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating
to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the
court of first instance.

Other Applicable Terms and Conditions

The terms and conditions in the SSS additional specifications, which will be made available to you when
you order the Products, shall also be applicable to your use of the Products as well as to this
specifications book. You should review those terms and conditions when you consider purchasing
and/or using the Products.

General-0.0.9

Contents


Description	1
Features	
Device Structure	
Absolute Maximum Ratings	3
Application Conditions	
USE RESTRICTION NOTICE	4
Optical Center	7
Pixel Arrangement	
Block Diagram and Pin Configuration	
Pin Description	
Electrical Characteristics	14
DC Characteristics	
Current Consumption	
AC Characteristics	
Master Clock Waveform (INCK)	
System Clear (XCLR)	
XVS / XHS Input Characteristics in Slave Mode (XMASTER pin = High)	
XVS / XHS Input Characteristics in Master Mode (XMASTER pin = Low)	
Serial Communication	
I/O Equivalent Circuit Diagram	
Spectral Sensitivity Characteristics	
Image Sensor Characteristics	
Image Sensor Characteristics Measurement Method	
Measurement Conditions	
Color Coding of Physical Pixel Array	
Definition of standard imaging conditions	
Measurement Method	
Setting Registers Using Serial Communication	
Description of Setting Registers (I ² C)	
Register Communication Timing (I ² C)	
Communication Protocol	
Register Write and Read (I ² C)	
Single Read from Random Location	
Single Read from Current Location	
Sequential Read Starting from Random Location	
Sequential Read Starting from Current Location	
Single Write to Random Location	
Sequential Write Starting from Random Location	
Register Map	
Readout Drive mode	
Image Data Output Format (CSI-2 output)	
Frame Format	
Frame Structure	
Embedded Data Line	
All-pixel mode.	
Horizontal/Vertical 2/2-line binning mode	
Description of Various Function	
Other FunctionPower-on and Power-off Sequence	
·	
Power-on sequence	
·	
Power-off sequenceSensor Setting Flow	
Setting Flow in Sensor Slave Mode	
Setting Flow in Sensor Master Mode	
Peripheral Circuit	
Spot Pixel Specifications	
Zone Definition	47
	+ /

Notice on White Pixels Specifications	48
Measurement Method for Spot Pixels	
Spot Pixel Pattern Specification	
Marking	
Notes On Handling	52
Package Outline	
List of Trademark Logos and Definition Statements	

Optical Center


Top View





Optical Center


Pixel Arrangement



Reference pin number is consecutive numbering of package pin array.
 See the Pin Configuration for the number of each pin.
 The last Effective line and column are not read-out.


Pixel Arrangement

Block Diagram and Pin Configuration



Block Diagram

SONY IMX585-AAQJ1-C



*The N.C. pin with (GND) can be connected to GND.

Pin Configuration

Pin Description

No.	Pin No	I/O	Analog / Digital	Symbol	Description
1	A1	_	_	N.C.	GND connectable
2	A3	Power	D	VDDMIO	1.8 V power supply
3	A4	Power	D	VDDLSC	1.1 V power supply
4	A5	0	Α	TVMON2	TEST output pin, OPEN
5	A6	0	Α	TVMON1	TEST output pin, OPEN
6	A7	0	Α	VLOADLM	Capacitor connection
7	A8	Power	D	VDDLSC	1.1 V power supply
8	A9	Power	D	VDDMIO	1.8 V power supply
9	A11	_	-	N.C.	GND connectable
10	В3	GND	D	VSSLSC	1.1 V GND
11	B4	GND	D	VSSLSC	1.1 V GND
12	B5	_	-	N.C.	GND connectable
13	В6	Power	Α	VDDSUB	3.3 V power supply
14	В7	_	-	N.C.	GND connectable
15	B8	GND	D	VSSLSC	1.1 V GND
16	В9	_	_	N.C.	GND connectable
17	C1	1	D	SLAMODE0	Reference pin, Select slave address
18	C2	1	D	XCLR	System clear
19	C3	I	D	XMASTER	Master / Slave selection Slave Mode: High Master Mode: Low
20	C4	_	-	N.C.	GND connectable
21	C5	GND	Α	VSSHPX	3.3 V GND
22	C6	GND	Α	VSSHCP	3.3 V GND
23	C7	GND	Α	VSSHDA	3.3 V GND
24	C8	GND	Α	VSSHPX	3.3 V GND
25	C9	_	_	N.C.	GND connectable
26	C10	GND	D	VSSLCN	1.1 V GND
27	C11	Power	D	VDDLCN	1.1 V power supply
28	D1	I	D	TENABLE	Test enable, OPEN
29	D2	I	D	SLAMODE1	Reference pin, Select slave address
30	D3	GND	Α	VSSHPX	3.3 V GND
31	D4	Power	Α	VDDHPX	3.3 V power supply
32	D5	0	Α	VRHT	Capacitor connection
33	D6	Power	Α	VDDHCP	3.3 V power supply
34	D7	Power	Α	VDDHDA	3.3 V power supply
35	D8	Power	Α	VDDHCM	3.3 V power supply
36	D9	_	_	N.C.	GND connectable
37	D10	1	_	N.C.	GND connectable
38	D11	ı	_	N.C.	GND connectable

No.	Pin No	I/O	Analog / Digital	Symbol	Description
39	E1	I/O	D	XHS	Horizontal sync signal
40	E2	I/O	D	XVS	Vertical sync signal
41	E3	GND	Α	VSSHPX	3.3 V GND
42	E4	0	Α	VRLFR	Capacitor connection
43	E5	_	_	N.C.	GND connectable
44	E6	_	-	N.C.	GND connectable
45	E7	_	_	N.C.	GND connectable
46	E8	Power	Α	VDDHPX	3.3 V power supply
47	E9	_	_	N.C.	GND connectable
48	E10	I/O	D	TOUT4	TEST output pin, OPEN
49	E11	I/O	D	TOUT5	TEST output pin, OPEN
50	F1	I/O	D	SDA	Serial data communication
51	F2	I/O	D	SCL	Serial clock input
52	F3	GND	Α	VSSHPX	3.3 V GND
53	F4	0	A	VRLST	Capacitor connection
54	F8	GND	A	VSSHPX	3.3 V GND
55	F9	_	_	N.C.	GND connectable
56	F10	I/O	D	TOUT2	TEST output pin, OPEN
57	F11	I/O	D	TOUT3	TEST output pin, OPEN
58	G1	., o	D	INCK	Master clock input
59	G2	GND	A	VSSLPL2	1.1 V GND
60	G3		_	N.C.	GND connectable
61	G4	_	_	N.C.	GND connectable
62	G8	_	_	N.C.	GND connectable
63	G9	_	_	N.C.	GND connectable
64	G10	I/O	D	TOUT0	TEST output pin, OPEN
65	G11	I/O	D	TOUT1	TEST output pin, OPEN
66	H1	Power	D	VDDMIO	1.8 V power supply
67	H2	GND	D	VSSLSC	1.1 V GND
68	НЗ	_	_	N.C.	GND connectable
69	H4	GND	Α	VSSHPX	3.3 V GND
70	H8	GND	Α	VSSHPX	3.3 V GND
71	H9	1	-	N.C.	GND connectable
72	H10	GND	D	VSSLCN	1.1 V GND
73	H11	Power	D	VDDLCN	1.1 V power supply
74	J1	Power	D	VDDLSC	1.1 V power supply
75	J2	GND	D	VSSLSC	1.1 V GND
76	J3	_	_	N.C.	GND connectable
77	J4	Power	Α	VDDHPX	3.3 V power supply
78	J5	-	_	N.C.	GND connectable
79	J6	_	_	N.C.	GND connectable
80	J7	_	_	N.C.	GND connectable
81	J8	Power	Α	VDDHPX	3.3 V power supply
82	J9	_	_	N.C.	GND connectable
83	J10	GND	D	VSSLSC	1.1 V GND
84	J11	Power	D	VDDLSC	1.1 V power supply

No.	Pin No	I/O	Analog / Digital	Symbol	Description
85	K1	0	D	DMO3N	CSI-2 output
86	K2	0	D	DMO3P	CSI-2 output
87	K3	GND	D	VSSLSC	1.1 V GND
88	K4	_	_	N.C.	GND connectable
89	K5	GND	Α	VSSLPL1	1.1 V GND
90	K6	GND	Α	VSSLPL2	1.1 V GND
91	K7	GND	Α	VSSHPX	3.3 V GND
92	K8	Power	Α	VDDHCM	3.3 V power supply
93	K9	GND	D	VSSLSC	1.1 V GND
94	K10	0	D	DMO8P	CSI-2 output
95	K11	0	D	DMO8N	CSI-2 output
96	L1	0	D	DMO1N	CSI-2 output
97	L2	0	D	DMO1P	CSI-2 output
98	L3	GND	D	VSSLSC	1.1 V GND
99	L4	-	_	N.C.	GND connectable
100	L5	Power	Α	VDDLPL1	1.1 V power supply
101	L6	Power	Α	VDDLPL2	1.1 V power supply
102	L7	Power	D	VDDLIF	1.1 V power supply
103	L8	Power	D	VDDMIF	1.8 V power supply
104	L9	GND	D	VSSLSC	1.1 V GND
105	L10	0	D	DMO6P	CSI-2 output
106	L11	0	D	DMO6N	CSI-2 output
107	М3	0	D	DCK1P	CSI-2 clock output
108	M4	0	D	DMO2P	CSI-2 output
109	M5	0	D	DMO4P	CSI-2 output
110	M6	GND	D	VSSLSC	1.1 V GND
111	M7	0	D	DMO7P	CSI-2 output
112	M8	0	D	DMO5P	CSI-2 output
113	M9	0	D	DCK2P	CSI-2 clock output
114	N1	_	_	N.C.	GND connectable
115	N3	0	D	DCK1N	CSI-2 clock output
116	N4	0	D	DMO2N	CSI-2 output
117	N5	0	D	DMO4N	CSI-2 output
118	N6	Power	D	VDDLSC	1.1 V power supply
119	N7	0	D	DMO7N	CSI-2 output
120	N8	0	D	DMO5N	CSI-2 output
121	N9	0	D	DCK2N	CSI-2 clock output
122	N11	1	_	N.C.	GND connectable

Electrical Characteristics

DC Characteristics

Ite	Item Pins Symbol		Condition	Min.	Тур.	Max.	Unit	
Supply	Analog	VDDHx VDDSUB	AV _{DD}		3.20	3.30	3.40	V
voltage	Interface	VDDMx	OV_{DD}		1.70	1.80	1.90	V
	Digital	VDDLx	DV _{DD}		1.00	1.10	1.20	V
Digital input	Digital input voltage XHS XVS XCLR INCK XMASTER SLAMODE0 SLAMODE1		VIH	XVS / XHS	0.8 × OV _{DD}	_	_	V
Digital illipat			VIL	Slave Mode	_	_	0.2 × OV _{DD}	V
Digital output voltage		XHS XVS TOUT0 TOUT1	VOH	VVC / VIIC	OV _{DD} - 0.2	_	_	V
		TOUT2 TOUT3 TOUT4 TOUT5	VOL	XVS / XHS Master Mode	_	_	0.2	V

Current Consumption

Item	Symbol	Тур.	Max.	Unit
Operating current	I _{AVDD}	140	176	mA
MIPI CSI-2 / 8Lane, 1188 Mbps 12 bit, 60 frame/s All-pixel mode	I _{OVDD}	3	6	mA
	I _{DVDD}	220	276	mA
Standby current	I _{AVDD_STB}	_	0.9	mA
	I _{OVDD_STB}	_	0.2	mA
	IDVDD_STB	_	60	mA

Operating current: (Typ.) Supply voltage 3.3 V / 1.8 V / 1.1 V, Tj = $25 ^{\circ}\text{C}$, standard luminous intensity.

(Max.) Supply voltage 3.4 V / 1.9 V / 1.2 V, Tj = 60 °C, worst state of internal circuit


operating current consumption,

Standby: (Max.) Supply voltage 3.4 V / 1.9 V / 1.2 V, Tj = $60 ^{\circ}$ C, INCK: 0 V, light-obstructed state.

.

AC Characteristics

Master Clock Waveform (INCK)



INCK 37.125MHz, 72MHz, 74.25MHz

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks	
INCK clock frequency	finck	finck × 0.96	finck	f _{INCK} × 1.02	MHz		
INCK Low level pulse width	twlinck	4	_	_	ns	f _{INCK} = 37.125 MHz, 72MHz, 74.25 MHz	
INCK High level pulse width	twhinck	4	_	_	ns	. 1 1.20 WH IZ	
INCK clock duty	_	45	50	55	%	Define with 0.5 × OV _{DD}	
INCK Rise time	Tr_inck	_	_	5	ns	20 % to 80 %	
INCK Fall time	Tf_inck	_	_	5	ns	80 % to 20 %	


^{*} The INCK fluctuation affects the frame rate.

INCK 24, 27MHz

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks	
INCK clock frequency	f _{INCK}	24	_	27	MHz		
INCK Low level pulse width	twlinck	5	_	_	ns	finck = 24, 27MHz	
INCK High level pulse width	twhinck	5	_	_	ns		
INCK clock duty	_	45	50	55	%	Define with 0.5 × OV _{DD}	
INCK Rise time	Tr_inck	_	_	5	ns	20 % to 80 %	
INCK Fall time	Tf_inck	_	_	5	ns	80 % to 20 %	


^{*} The INCK fluctuation affects the frame rate.

System Clear (XCLR)



Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
XCLR Low level pulse width	twlxclr	100	_	1	ns	
XCLR Rise time	Tr_xclr	_	_	5	ns	20 % to 80 %
XCLR Fall time	Tf_xclr	_	_	5	ns	80 % to 20 %

XVS / XHS Input Characteristics in Slave Mode (XMASTER pin = High)



Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
XHS Low level pulse width	twlxHs	4 / finck	_	_	ns	
XHS High level pulse width	twnxns	4 / finck	_	_	ns	
XVS - XHS fall width	tHFDLY	0	_	_	ns	
XHS - XVS rise width	tvrdly	1 / finck			ns	
XVS Rise time	Tr_xvs			5	ns	20 % to 80 %
XVS Fall time	Tf_xvs	_	_	5	ns	80 % to 20 %
XHS Rise time	Tr_xhs	_		5	ns	20 % to 80 %
XHS Fall time	Tf_xhs	_	_	5	ns	80 % to 20 %

XVS / XHS Input Characteristics in Master Mode (XMASTER pin = Low)

^{*} XVS and XHS cannot be used for the sync signal to pixels.


Be sure to detect sync code to detect the start of effective pixels in 1 line.

For the output waveforms in master mode, see the item of "Slave Mode and Master Mode"

SONY IMX585-AAQJ1-C

Serial Communication

 I^2C



I²C Specification

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Low level input voltage	VIL	-0.3	-	0.3 × OV _{DD}	٧	
High level input voltage	VIH	0.7 × OV _{DD}	_	1.9	٧	
Low level output voltage	Vol	0	_	0.2 × OV _{DD}	٧	OVDD < 2 V, Sink 3 mA
High level output voltage	Vон	0.8 × OV _{DD}	_	_	٧	
Input current	li	-10	_	10	μΑ	$0.1 \times OV_{DD} - 0.9 \times OV_{DD}$
Input Capacitance for SCL / SDA	Ci	_	_	10	pF	

I²C AC Characteristics (Standard-mode, Fast-mode)

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
SCL clock frequency	f _{SCL}	0	_	400	kHz	
Hold time (Start Condition)	t _{HD;STA}	0.6	_	_	μs	
Low period of the SCL clock	t _{LOW}	1.3	_	_	μs	
High period of the SCL clock	t _{HIGH}	0.6	_	_	μs	
Set-up time (Repeated Start Condition)	t _{SU;STA}	0.6	_	_	μs	
Data hold time	t _{HD;DAT}	0	_	0.9	μs	
Data set-up time	tsu;dat	100	_	_	ns	
Rise time of both SDA and SCL signals	t _r	_	_	300	ns	
Fall time of both SDA and SCL signals	t _f	_	_	300	ns	
Set-up time (Stop Condition)	tsu;sto	0.6	_	_	μs	
Bus free time between a STOP and START Condition	t _{BUF}	1.3	_	_	μs	
Output fall time	tof		_	250	ns	Load 10 pF to 400 pF, 0.7 × OV _{DD} to 0.3 × OV _{DD}

I²C AC Characteristics (Fast-mode Plus)

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
SCL clock frequency	fscL	0	_	1000	kHz	INCK ≥ 16 MHz
Hold time (Start Condition)	t _{HD;STA}	0.26	_	_	μs	
Low period of the SCL clock	t _{LOW}	0.5	_	_	μs	
High period of the SCL clock	t _{HIGH}	0.26	_	_	μs	
Set-up time (Repeated Start Condition)	t _{SU;STA}	0.26	_	_	μs	
Data hold time	t _{HD;DAT}	0	_	0.9	μs	
Data set-up time	t _{SU;DAT}	50	_	_	ns	
Rise time of both SDA and SCL signals	t _r	_	_	120	ns	
Fall time of both SDA and SCL signals	t _f	_	_	120	ns	
Set-up time (Stop Condition)	tsu;sto	0.26	_	_	μs	
Bus free time between a STOP and START Condition	t _{BUF}	0.5	_	_	μs	
Output fall time	tof	_	_	120	ns	Load 10 pF to 400 pF, 0.7 × OV _{DD} to 0.3 × OV _{DD}

I/O Equivalent Circuit Diagram

☐: External pin

☐: External pi			
Symbol	Equivalent circuit	Symbol	Equivalent circuit
TENABLE	Digital input VSSLSC	XVS XHS	Digital I/O VSSLSC
XMASTER XCLR SLAMODEX	Digital	VRLFR VRLST	Analog I/O VSSHPX
INCK	Digital input VSSLPL2	VRHT	Analog I/O TIII VSSHPX
SDA SCL	Digital VSSLSC VSSLSC	DMOxP DMOxN DCKxP DCKxN	VDDUF VDDUF T Output VSSLSC VDDUF T VSSLSC VDUF T VSSLSC VDUF T VSSLSC VDUF T VSSLSC
VLOADLM	Analog I/O TITT VSSHPX	TOUTx	Digital I/O WSSLSC
TVMONx	Analog I/O D T/// VSSHDA		

Spectral Sensitivity Characteristics

(Characteristics in the wafer status)




Image Sensor Characteristics

 $(AV_{DD} = 3.3 \text{ V}, OV_{DD} = 1.8 \text{ V}, DV_{DD} = 1.1 \text{ V}, Tj = 60 ^{\circ}C, All-pixel mode, 12 bit 30 frame/s, Gain: 0 dB)$

Item		Symbol	Min.	Тур.	Max.	Unit	Measurement method	Remarks
0 11:11		S	16618 (5070)	19556 (5970)	_	Digit/lx/s (mV/lx/s)	1	12 bit converted value HCG mode
G sensitivity		5	2862 (870)	3368 (1028)	ı	Digit/lx/s (mV/lx/s)	I	12 bit converted value LCG mode
Sensitivity	R/G	RG	0.52		0.67	_	2	
ratio	B/G	BG	0.28	_	0.43	_	2	_
Saturation cigr	aal	Vsat	3895 (1188)	_	_	Digit (mV)	3	12 bit converted value LCG mode
Saturation sign	Saturation signal		1204 (368)	_	_	Digit (mV)	3	12 bit converted value HCG mode
Video signal s	hading	SH	_	_	25	%	4	_
Vertical line		VL		_	90	μV	5	12 bit converted value LCG mode
Dark signal		Vdt			0.43 (0.13)	Digit (mV)	6	1/30 s storage 12 bit converted value LCG mode
Dark signal shading		ΔVdt	_	_	0.43 (0.13)	Digit (mV)	7	1/30 s storage 12 bit converted value LCG mode
Conversion ef	ficiency	Rcg	5.6	5.8	6.0	_	8	HCG mode / LCG mode

Note) 1. Converted value into mV using 1Digit = 0.3053 mV for 12-bit output and 1Digit = 1.221 mV for 10-bit output.

- 2. The video signal shading is the measured value in the wafer status (including color filter) and does not include characteristics of the seal glass.
- 3. The characteristics above apply to effective pixel area.

Image Sensor Characteristics Measurement Method


Measurement Conditions

1. In the following measurements, the device drive conditions are at the typical values of the bias conditions and clock voltage conditions.

2. In the following measurements, spot pixels are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output.

Color Coding of Physical Pixel Array

The primary color filters of this image sensor are arranged in the layout shown in the figure below. Gr and Gb represent the G signal on the same line as the R and B signals, respectively. The R signal and Gr signal lines and the Gb signal and B signal lines are output successively.



Color Coding Diagram

Definition of standard imaging conditions

- ◆ Standard imaging condition I:

 Using a purple excitation LED light source with a color temperature of 2850 K, an IR cut filter CM700 (t = 1.0 mm) is placed between the LED light source and the sensor receiving surface to irradiate substantially parallel light.
- ◆ Standard imaging condition II:
 Image a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a testing standard lens with CM700 (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

Measurement Method

1. Sensitivity

Set the measurement condition to the standard imaging condition I, and calculate using the illuminance (Ev) of the sensor receiving surface, the signal values (VGr, VGb, VR, VB) at the center of the screen, and the integration time (T).

$$VG = (VGr + VGb) / 2$$

 $S = VG / (Ev \times T) [Digit / (Ix \cdot s)]$

2. Sensitivity ratio

By using the R and B signal outputs (VR, VB) obtained from the sensitivity measurement, substitute the values into the following formulas.

RG = VR / VG BG = VB / VG

3. Saturation signal

Set the measurement condition to the standard imaging condition II. After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr and Gb signal outputs, 419 mV, measure the minimum values of the Gr, Gb, R and B signal outputs.

4. Video signal shading

Set the measurement condition to the standard imaging condition II. With the lens diaphragm at F2.8, adjust the luminous intensity so that the average value of the Gr and Gb signal outputs is 419 mV. Then measure the maximum value (Gmax [mV]) and the minimum value (Gmin [mV]) of the Gr and Gb signal outputs, and substitute the values into the following formula.

 $SH = (Gmax - Gmin) / 419 \times 100 [\%]$

5. Vertical Line

With the device junction temperature of 60 $^{\circ}$ C and the device in the light-obstructed state, calculates each average output of Gr, Gb, R and B on respective columns. Calculates maximum value of difference with adjacent column on the same color (VL [μ V]).

6. Dark signal

With the device junction temperature of 60 °C and the device in the light-obstructed state, divide the output difference between 1/30 s integration and 1/300 s integration by 0.9, and calculate the signal output converted to 1/30 s integration. Measure the average value of this output (Vdt [mV]).

7. Dark signal shading

After the measurement item 6, measure the maximum value (Vdmax [mV]) and the minimum value (Vdmin [mV]) of the dark signal output, and substitute the values into the following formula.

 $\Delta Vdt = Vdmax - Vdmin [mV]$

8. Conversion efficiency ratio


Set the measurement condition to the standard imaging condition II. After adjusting the average value of the Gr And Gb and Gb signal outputs to 500 mV at the LCG mode, measure the average values of Gr and Gb signal output and calculate the ratio between HCG mode and LCG mode.

Setting Registers Using Serial Communication

This sensor can write and read the setting values of the various registers shown in the Register Map by I^2C communication. See the Register Map for the addresses and setting values to be set.

Description of Setting Registers (I²C)

The serial data input order is MSB-first transfer. The table below shows the various data types and descriptions. Using SLAMODE0 and SLAMODE1 pins, SLAVE address can be changed.



Pin connection of serial communication

SLAVE Address

SLAMODE1 pin	SLAMODE0 pin	MSB							LSB
Low	Low	0	0	1	1	0	1	0	R/W
Low	High	0	0	1	0	0	0	0	R/W
High	Low	0	1	1	0	1	1	0	R/W
High	High	0	1	1	0	1	1	1	R/W

^{*} R/W is data direction bit

R/W

R / W bit	Data direction
0	Write (Master to Sensor)
1	Read (Sensor to Master)

I²C pin description


Symbol	Pin No.	Remarks		
SCL	F2	I ² C serial clock input		
SDA	F1	I ² C serial data communication		

Register Communication Timing (I²C)

In I2C communication system, communication can be performed excluding the prohibited 2H period as described in the below figure.

For the registers marked "V" in the item of Reflection timing, when the communication is performed in the communication period shown in the figure below, they are reflected by "Frame reflection register reflection timing". For the registers marked "I" in the item of Reflection timing, the settings are reflected when the communication is performed.


Using REGHOLD function is recommended for register setting using I²C communication. For REGHOLD function, see "Register Transmission Setting" in "Description of Functions".






Communication Protocol

I²C serial communication supports a 16-bit register address and 8-bit data message type.



Communication Protocol


Data is transferred serially, MSB first in 8-bit units. After each data byte is transferred, A (Acknowledge) / A (Negative Acknowledge) is transferred. Data (SDA) is transferred at the clock (SCL) cycle. SDA can change only while SCL is Low, so the SDA value must be held while SCL is High. The Start condition is defined by SDA changing from High to Low while SCL is High. When the Stop condition is not generated in the previous communication phase and Start condition for the next communication is generated, that Start condition is recognized as a Repeated Start condition.



Repeated Start Condition

The stop condition is not generated.

After transfer of each data byte, the Master or the sensor transmits an Acknowledge / Negative Acknowledge and release (does not drive) SDA. When Negative Acknowledge is generated, the Master must immediately generate the Stop Condition and end the communication.




Acknowledge and Negative Acknowledge

Register Write and Read (I²C)

This sensor corresponds to four read modes and the two write modes.

Single Read from Random Location


The sensor has an index function that indicates which address it is focusing on. In reading the data at an optional single address, the Master must set the index value to the address to be read. For this purpose, it performs dummy write operation up to the register address. The upper level of the figure below shows the sensor internal index value, and the lower level of the figure shows the SDA I/O data flow. The Master sets the sensor index value to M by designating the sensor slave address with a write request, then designating the address (M). Then, the Master generates the start condition. The Start Condition is generated without generating the Stop Condition, so it becomes the Repeated Start Condition. Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge immediately followed by the index address data on SDA. After the Master receives the data, it generates a Negative Acknowledge and the Stop Condition to end the communication



Single Read from Random Location

Single Read from Current Location

After the slave address is transmitted by a write request, that address is designated by the next communication and the index holds that value. In addition, when data read/write is performed, the index is incremented by the subsequent Acknowledge/Negative Acknowledge timing. When the index value is known to indicate the address to be read, sending the slave address with a read request allows the data to be read immediately after Acknowledge. After receiving the data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication, but the index value is incremented, so the data at the next address can be read by sending the slave address with a read request.




Single Read from Current Location



Sequential Read Starting from Random Location

In reading data sequentially, which is starting from an optional address, the Master must set the index value to the start of the addresses to be read. For this purpose, dummy write operation includes the register address setting. The Master sets the sensor index value to M by designating the sensor slave address with a read request, then designating the address (M). Then, the Master generates the Repeated Start Condition.

Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge followed immediately by the index address data on SDA. When the Master outputs an Acknowledge after it receives the data, the index value inside the sensor is incremented and the data at the next address is output on SDA. This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication.




Sequential Read Starting from Random Location

Sequential Read Starting from Current Location

When the index value is known to indicate the address to be read, sending the slave address with a read request allows the data to be read immediately after the Acknowledge. When the Master outputs an Acknowledge after it receives the data, the index value inside the sensor is incremented and the data at the next address is output on SDA.

This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication.




Sequential Read Starting from Current Location



Single Write to Random Location


The Master sets the sensor index value to M by designating the sensor slave address with a write request and designating the address (M). After that, the Master can write the value in the designated register by transmitting the data to be written. After writing the necessary data, the Master generates the Stop Condition to end the communication.



Single Write to Random Location

Sequential Write Starting from Random Location

The Master can write a value to register address M by designating the sensor slave address with a write request, designating the address (M), and then transmitting the data to be written. After the sensor receives the write data, it outputs an Acknowledge and at the same time increments the register address, so the Master can write to the next address simply by continuing to transmit data. After the Master writes the necessary number of bytes, it generates the Stop Condition to end the communication.



Sequential Write Starting from Random Location

Register Map

Please refer to IMX585_Standard_Register_Setting excel file.

Readout Drive mode

Please refer to Operating mode for Software Reference Manual of the other file.

Image Data Output Format (CSI-2 output)


Frame Format

Each line of each image frame is output like the General Frame Format of CSI-2. The settings for each packet header are shown below.

DATA Type

Header [5:0]	Name	Setting register (I ² C)	Description
00h	Frame Start Code	N/A	FS
01h	Frame End Code	N/A	FE
12h	Embedded Data	N/A	Embedded data
2Bh	RAW10		
2Ch	RAW12	Address: 3023h MDBIT [1:0]	Recording pixel data
2Eh	RAW16		
37h	OB Data	N/A	Vertical OB line data


Frame Structure



Frame Structure of CSI-2 output

Embedded Data Line

The Embedded data line is output in a line following the sync code FS.




Specific output examples are shown below.


Pixel (8bit)	bit	I ² C address [HEX]	Data Byte Description	Description
1	[7:0]	_	_	ignored
2	[4:0]	3018[4:0]	WINMODE	
	[4:0]	=	_	ignored
3	[5]	3020[0]	HREVERSE	
	[7:4]	=	_	ignored
4 to 8	[7:0]	_	_	ignored
	[4:0]	_	_	ignored
9	[5]	3021[1]	VREVERSE	
	[7:6]	_	_	ignored
10	[7:0]	_	_	ignored
11	[5:0]	_	_	ignored
11	[7:6]	3022[1:0]	ADBIT	
	[7:3]	_	_	ignored
12	[2:1]	301B[1:0]	ADDMODE	
	[0]	_	_	ignored
	[2:0]	3040[2:0]	LANEMODE	
13	[4:3]	3023[1:0]	MDBIT	
	[7:4]	_	_	
14 to 23	[7:0]	1	_	ignored
24	[7:0]	3050[7:0]		
25	[7:0]	3051[7:0]	SHR0	
26	[3:0]	3052[3:0]		
20	[7:4]	-	_	ignored
27 to 53	[7:0]	_		ignored
54	[7:0]	30DC[7:0]	BLKLEVEL	
55	[1:0]	30DD[1:0]	DLNLEVEL	
55	[7:2]			ignored
56 to 247	[7:0]	_	_	ignored

Output data is Data[7:0] = 00h from 248 to 288 pixel. Output data is Data[7:0] = 07h from 289 to end pixel.


All-pixel mode




Pixel Array Image Drawing in All pixel mode (2,4,8 Lanes)



Drive Timing Chart for All pixel mode (2,4,8 Lanes)




Pixel Array Image Drawing in All pixel mode (4 Lane × 2ch)




Drive Timing Chart for All pixel mode (4 Lane × 2ch)




Horizontal/Vertical 2/2-line binning mode




Pixel Array Image Drawing in Horizontal /Vertical 2/2-line binning mode (2,4,8 Lanes)



Drive Timing Chart for Horizontal /Vertical 2/2-line binning mode (2,4,8 Lanes)



Pixel Array Image Drawing in Horizontal /Vertical 2/2-line binning mode (4 Lane × 2ch)



Drive Timing Chart for Horizontal /Vertical 2/2-line binning mode (4 Lane × 2ch)

Description of Various Function

Please refer to Software Reference Manual about the following function.

- ◆ Window Cropping Mode
- ◆ Standby Mode
- ◆ Slave Mode and Master Mode
- ◆ Gain Adjustment Function
- ◆ Black Level Adjustment Function
- ◆ Normal Operation and Inverted Operation
- ◆ Shutter and Integration Time Setting
- ◆ Normal Exposure Operation
- ◆ Long Exposure Operation
- ◆ Example of Integration Time Settings
- ◆ Signal Output
- ♦ CSI-2 Output
- ♦ MIPI Transmitter
- ◆ INCK Setting
- ◆ Global Timing setting
- ◆ Register Hold Setting
- ♦ Mode Transitions
- ◆ XSIZE_OVERLAP Setting

Other Function


This sensor has the function as below. About detail, refer to each application note.

- Digital overlap HDR (2 / 3 frame)
- Additional Function of Synchronizing Sensors
- Clear HDR

Power-on and Power-off Sequence

Power-on sequence

- 1. Turn On the power supplies so that the power supplies rise in order of 1.1 V power supply (DV_{DD}) \rightarrow 1.8 V power supply (OV_{DD}) \rightarrow 3.3 V power supply (AV_{DD}). In addition, all power supplies should finish rising within 200 ms.
- 2. The register values are undefined immediately after power-on, so the system must be cleared. Hold XCLR at Low level for 500 ns or more after all the power supplies have finished rising. (The register values after a system clear are the default values.)
- 3. The system clear is applied by setting XCLR to High level. The maser clock input after setting the XCLR pin to High level.
- 4. Make the sensor setting by register communication after the system clear.




Power-on Sequence

Item	Symbol	Min.	Max.	Unit
1.1 V power supply rising → 1.8 V power supply rising	T0	0	_	ns
1.8 V power supply rising → 3.3 V power supply rising	T1	0	_	ns
Rising time of all power supply	T2	_	200	ms
3.3 V power supply rising → Clear OFF	T _{LOW}	500	_	ns
Clear OFF → INCK rising	Т3	1	_	μs
Clear OFF → Communication start	T4	20	_	μs
Standby OFF (communication) → External input XHS, XVS (slave mode only)	Tsync	24	_	ms

Slew Rate Limitation of Power-on Sequence


Conform the slew rate limitation shown below when power supply change 0 V to each voltage (0 % to 100 %) in power-on sequence.



Item	Symbol	Power supply	Min. Max.		Unit	Remarks
		DV _{DD} (1.1 V)	1	25	mV/μs	
Slew rate	SR	OV _{DD} (1.8 V)	_	25	mV/μs	
		AV _{DD} (3.3 V)	_	25	mV/μs	

Power-off sequence

Turn Off the power supplies so that the power supplies fall in order of 3.3 V power supply $(\text{AV}_{DD}) \rightarrow 1.8 \text{ V}$ power supply $(\text{OV}_{DD}) \rightarrow 1.1 \text{ V}$ power supply (DV_{DD}) . In addition, all power supplies should be falling within 200 ms. Set each digital input pin (INCK, SDA, SCL, XCLR, XVS, XHS, SLAMODE0, SLAMODE1) to 0 V before the 1.8 V power supply (OV_{DD}) falls.



Power-off Sequence

Item	Symbol	Min.	Max.	Unit
Standby ON (communication) → LP11 mode start	Тѕтв	FE		_
LP00 → XCLR falling	Tclr	128	_	cycle
3.3 V power shut down → 1.8 V power shut down	T5	0	_	ns
1.8 V power shut down → 1.1 V power shut down	T6	0	_	ns
Shut down time of all power supply	T7	_	200	ms

SONY

Sensor Setting Flow


Setting Flow in Sensor Slave Mode

The figure below shows operating flow in sensor slave mode.

For details of "Power-on" to "Reset cancel", see the item of "Power-on sequence" in this section.

For details of "Standby cancel" until "Wait for image stabilization", refer to the item of "Standby mode".

"Standby setting (power save mode)" can be made by setting the STANDBY register to "1" during "Operation".



Sensor Setting Flow (Sensor Slave Mode)

Setting Flow in Sensor Master Mode


The figure below shows operating flow in sensor master mode.

For details of "Power-on" to "Reset cancel", see the item of "Power on sequence" in this section.

For details of "Standby cancel" until "Wait for image stabilization", refer to the item of "Standby mode".


In master mode, "Master mode start" by setting register XMSTA to "0" after "Waiting for internal regulator stabilization".


"Standby setting (power save mode)" can be made by setting the STANDBY register to "1" during "Operation". This time set "master mode stop" by setting XMSTA to "1".




Sensor Setting Flow (Sensor Master Mode)

Peripheral Circuit







Application circuits shown are typical examples illustrating the operation of the devices. Sony Semiconductor Solutions Corporation cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party and other right due to same.

Spot Pixel Specifications


(AV_{DD} = 3.3 V, OV_{DD} = 1.8 V, DV_{DD} = 1.1 V, Tj = 60 $^{\circ}$ C, 30 frame/s, Gain: 0 dB)

		Maximum distorted pixels in each zone				Measurement	
Type of distortion	Level	ll'	Effective OB	III	Ineffective OB	method	Remarks
Black or white	30 % < D	90		No evaluation		1	
pixels at high light	30 % <u>></u> D	90	criteria applied		ed	ı	
White pixels	F.GV. 4. D.		900		No evaluation		1/20 a starage
in the dark	5.6 mV <u><</u> D	800		criteria applied		2	1/30 s storage

Note) 1. Zone is specified based on all-pixel drive mode

2. D Spot pixel level

Zone Definition



Notice on White Pixels Specifications

After delivery inspection of CMOS image sensors, particle radiation such as cosmic rays etc. may distort pixels of CMOS image sensors, and then distorted pixels may cause white point effects in dark signals in picture images. (Such white point effects shall be hereinafter referred to as "White Pixels".)

Unfortunately, it is not possible with current scientific technology for CMOS image sensors to prevent such White Pixels. It is recommended that when you use CMOS image sensors, you should consider taking measures against such White Pixels, such as adoption of automatic compensation systems for White Pixels in dark signals and establishment of quality assurance standards.

Unless the Seller's liability for White Pixels is otherwise set forth in an agreement between you and the Seller, Sony Semiconductor Solutions Corporation or its distributors (hereinafter collectively referred to as the "Seller") will, at the Seller's expense, replace such CMOS image sensors, in the event the CMOS image sensors delivered by the Seller are found to be to the Seller's satisfaction, to have over the allowable range of White Pixels as set forth above under the heading "Spot Pixels Specifications", within the period of three months after the delivery date of such CMOS image sensors from the Seller to you; provided that the Seller disclaims and will not assume any liability after you have incorporated such CMOS image sensors into other products.

Please be aware that Seller disclaims and will not assume any liability for (1) CMOS image sensors fabricated, altered or modified after delivery to you, (2) CMOS image sensors incorporated into other products, (3) CMOS image sensors shipped to a third party in any form whatsoever, or (4) CMOS image sensors delivered to you over three months ago. Except the above mentioned replacement by Seller, neither Sony Semiconductor Solutions Corporation nor its distributors will assume any liability for White Pixels. Please resolve any problem or trouble arising from or in connection with White Pixels at your costs and expenses.

[For Your Reference] The Annual Number of White Pixels Occurrence

The chart below shows the predictable data on the annual number of White Pixels occurrence in a single-story building in Tokyo at an altitude of 0 meters. It is recommended that you should consider taking measures against the annual White Pixels, such as adoption of automatic compensation systems appropriate for each annual number of White Pixels occurrence.

The data in the chart is based on records of past field tests, and signifies estimated number of White Pixels calculated according to structures and electrical properties of each device. Moreover, the data in the chart is for your reference purpose only, and is not to be used as part of any CMOS image sensor specifications.

Example of Annual Number of Occurrence

White Pixel Level (in case of integration time = $1/30 \text{ s}$) (Tj = $60 ^{\circ}\text{C}$)	Annual number of occurrence
5.6 mV or higher	48 pcs
10.0 mV or higher	27 pcs
24.0 mV or higher	11 pcs
50.0 mV or higher	5 pcs
72.0 mV or higher	4 pcs

- Note 1) The above data indicates the number of White Pixels occurrence when a CMOS image sensor is left for a year.
- Note 2) The annual number of White Pixels occurrence fluctuates depending on the CMOS image sensor storage environment (such as altitude, geomagnetic latitude and building structure), time (solar activity effects) and so on. Moreover, there may be statistic errors. Please take notice and understand that this is an example of test data with experiments that have being conducted over a specific time period and in a specific environment.
- Note 3) This data does not guarantee the upper limits of the number of White Pixels occurrence.


Measurement Method for Spot Pixels

After setting to standard imaging condition II, and the device driver should be set to meet bias and clock voltage conditions. Configure the drive circuit according to the example and measure.

1. Black or white pixels at high light

After adjusting the luminous intensity so that the average value VG of the Gb / Gr signal outputs is 419 mV, measure the local dip point (black pixel at high light, V_{IB}) and peak point (white pixel at high light, V_{IK}) in the Gr / Gb / R / B signal output Vi (i = Gr / Gb / R / B), and substitute the value into the following formula.

Spot pixel level D = ((ViB or ViK) / Average value of Vi) × 100 [%]



Signal output waveform of R / G / B channel

2. White pixels in the dark

Set the device to a dark setting and measure the local peak point of the signal output waveform, using the average value of the dark signal output as a reference.

Spot Pixel Pattern Specification

White Pixel, Black Pixel and Bright Pixel are judged from the pattern whether they are allowed or rejected and counted.


List of White Pixel, Black Pixel and Bright Pixel Pattern

No.	Pattern R G G B	White pixel Black pixel Bright pixel
1		Rejected
2		Rejected

Note)

- "O" shows the position of white pixel, black pixel, or bright pixel.
 Each pattern is defined by three white pixels, three black pixels, or three bright pixels.
 (Example: If one black pixel and two white pixels are located like pattern No.1, they are not judged to be rejected.)
- 2. Products that have one or more rejected patterns are filtered out.
- 3. All spot pixels are subject to the "Maximum distorted pixels in each zone" judgment in the section of "Spot Pixel Specifications" even if they do not correspond to the patterns in the table above.

Marking



Note:One character of alphabet or number shall be placed from W to Z part. (Plating option)

As for part "a", up to 5 indexes are arranged. (Plating option)

DRAWING No. AM-Z585AAQJ1 (2D)

Notes On Handling

1. Static charge prevention

Image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- (1) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- (2) Use a wrist strap when handling directly.
- (3) Install grounded conductive mats on the floor and working table to prevent the generation of static electricity.
- (4) Ionized air is recommended for discharge when handling image sensors.
- (5) For the shipment of mounted boards, use boxes treated for the prevention of static charges.

2. Protection from dust and dirt

Image sensors are packed and delivered with care taken to protect the element glass surfaces from harmful dust and dirt. Clean glass surfaces with the following operations as required before use.

- (1) Perform all lens assembly and other work in a clean environment (class 1000 or less).
- (2) Do not touch the glass surface with hand and make any object contact with it. If dust or other is stuck to a glass surface, blow it off with an air blower. (For dust stuck through static electricity, ionized air is recommended.)
- (3) Clean with a cotton swab with ethyl alcohol if grease stained. Be careful not to scratch the glass.
- (4) Keep in a dedicated case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- (5) When a protective tape is applied before shipping, remove the tape applied for electrostatic protection just before use. Do not reuse the tape.

3. Installing (attaching)


- (1) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
- (2) The adhesive may cause the marking on the rear surface to disappear.
- (3) If metal, etc., clash or rub against the package surface, the package may chip or fragment and generate dust.
- (4) Acrylate anaerobic adhesives are generally used to attach this product. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives to hold the product in place until the adhesive completely hardens. (Reference)
- (5) Note that the sensor may be damaged when using ultraviolet ray and infrared laser for mounting it.

4. Reflow soldering conditions

The following items should be observed for reflow soldering.

(1) Recommended temperature profile for reflow soldering

Control item	Profile (at part side surface)
1. Preheating	150 to 180 °C 60 to 120 s
2. Temperature up (down)	+4 °C/s or less (- 6 °C/s or less)
3. Reflow temperature	Over 230 °C 10 to 30 s Max. 5 °C/s
4. Peak temperature	Max. 240 ± 5 °C



(2) Reflow conditions

- (a) Make sure the temperature of the upper surface of the seal glass resin adhesive portion of the package does not exceed 245 °C.
- (b) Perform the reflow soldering only one time.
- (c) Finish reflow soldering within 72 h after unsealing the degassed packing. Store the products under the condition of temperature of 30 °C or less and humidity of 70 % RH or less after unsealing the package.
- (d) Perform re-baking only one time under the condition at 125 °C for 24 h.
- (e) Note that condensation on glass or discoloration on resin interfaces may occur if the actual temperature and time exceed the conditions mentioned above.

(3) Others


- (a) Carry out evaluation for the solder joint reliability in your company.
- (b) After the reflow, the paste residue of protective tape may remain around the seal glass. (The paste residue of protective tape should be ignored except remarkable one.)
- (c) Note that X-ray inspection may damage characteristics of the sensor.

5. Others

- (1) Do not expose to strong light (sun rays) for long periods, as the color filters of color devices will be discolored.
- (2) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or use in such conditions.
- (3) This product is precision optical parts, so care should be taken not to apply excessive mechanical shocks or force.
- (4) Note that imaging characteristics of the sensor may be affected when approaching strong electromagnetic wave or magnetic field during operation.
- (5) Note that image may be affected by the light leaked to optical black when using an infrared cut filter that has transparency in near infrared ray area during shooting subjects with high luminance.
- (6) Please perform the tilt adjustment for the optical axis in your company as required.

Package Outline

(Unit:mm)



2) ..., is the center of the frective image area.

2) Continuity of Continuity and the center of the

PACKAGE STRUCTURE
CLASSIFICATION LGA
LEAD TREATMENT GOLD PLATING
PIN NUMBER 122Pin

AS-Z121-01 (E)

PACKAGE WEIGHT (Typ.)

DRAWNG NUMBER

List of Trademark Logos and Definition Statements



* STARVIS 2 is a registered trademark or trademark of Sony Group Corporation or its affiliates. The STARVIS 2 is back-illuminated pixel technology used in CMOS image sensors for security camera applications. It features a sensitivity of 2000 mV or more per 1 µm² (color product, when imaging with a 706 cd/m² light source, F5.6 in 1 s accumulation equivalent). It also has a wide dynamic range (AD 12 bit) of more than 8 dB compared to STARVIS for the same pixel size in a single exposure, and achieves high picture quality in the visible-light and near infrared light regions.

Revision History

Date of change	Rev.	Page	Contain of Change			
2021/1/20	0.1	-	First Edition			
		2	Correction: Number Effective pixels 8.41M -> 8.40M			
		3	Correction: Absolute Maximum Ratings Supply voltage (analog: 3.3 V) → Max 4.0 Supply voltage (interface: 1.8 V) → Max 3.3			
		7	Update: Optical Center TBD			
		8	Correction: Number Effective pixels 8.41M -> 8.40M			
		11	Correction: Pin description I/O VRHT Power → O			
		15	Update: Current Consumption TBD			
2021/6/30	0.2	22	Update: Figure of Spectral Sensitivity Characteristics			
	E21Y12	23	Update: Image Sensor Characteristics TBD			
		25	Update: Measurement Method TBD			
		34	Add: Embedded Data Line RAW14 and RAW16 format			
		47	Update: Spot Pixel Specifications Black or white pixels at high light TBD White pixels in the dark TBD			
		48	Update: Notice on White Pixels Specifications TBD			
		49	Update: 1. Black or white pixels at high light TBD			
		50	Update: Figure of Spot Pixel Pattern Specification			
		51	Update: Figure of Marking			
		1	Deleted: Description FA cameras, Industrial cameras Deleted: Supports I/O RAW14 (Clear HDR) Correction: Features Dual Gain HDR → Clear HDR			
2021/11/29		15	Correction: Current Consumption I _{AVDD_STB} Max:0.2 mA → 0.9 mA			
		25	Correction: Sensitivity $Sg \rightarrow S$			
		34	Deleted: Embedded Data Line RAW14			
		40	Correction: Other Function Dual Gain HDR → Clear HDR			
		54	Update: Package Outline			

Date of change	Rev.	Page	Contain of Change	
2021/12/20	E21Y12A1Z	1	Delete: Multiple exposure HDR	
		21	Correction: I/O Equivalent Circuit Diagram	
		33	Add: Frame Format RAW16	
		46	Correction: Peripheral Circuit	
2022/05/47	F24V42B25	1	Add: Features AR coating on cover glass (Both sides)	
2022/05/17	E21Y12B25	54	Correction: Package Outline AR Cort → AR Coat	
	E21Y12C29	2	Correction: Device Structure of Total number of pixels 3856 (H) × 2220 (V) approx. 8.55 M pixels → 3856 (H) × 2220 (V) approx. 8.56 M pixels	
2022/09/06		E21Y12C29	8	Correction: pixel Arrangement Total number of pixels:3856(H) × 2219(V) = 8.55 M → Total number of pixels:3856(H) × 2220(V) = 8.56 M
		21	Correction: I/O Equivalent Circuit Diagram Figure VRHT pin	
		14	Delete: DC Characteristics SDA, SCL	
	/06 E21Y12D37	21	Correction: I/O Equivalent Circuit Diagram TENABLE, XMASTER, SLAMODE0, SLAMODE1, INCK, SDA, SCL, TVMON, DMOxP, DMOxN, DCKP, DCKN	
2023/07/06		24	Delete: Definition of standard imaging conditions Standard imaging condition III:	
		35	Correct: Embedded Data Line Output data is Data[7:0] = 00h from 217 to 224 pixel → Output data is Data[7:0] = 00h from 248 to 288 pixel Output data is Data[7:0] = 07h from 225 to end pixel → Output data is Data[7:0] = 07h from 289 to end pixel	