



















KHADASS

Something a little different.


Shenzhen Wesion Technology Co., Ltd.			
Project:	VIM4		
File:	Khadass		
Date:	Monday, November 21, 2022	Rev:	V13
Designed_by:	Totti	Sheet:	0




Shenzhen Wesion Technology Co., Ltd.			
Project:	VIM4	Rev:	V13
File:	POWER	Draw:	1
Date:	Monday, November 21, 2023	Rev:	V13
Designer_Lyr:	Yan	Draw:	1




MCU




Buttons




PWR_EN




RESET & Watchdog



RTC




LED




Shenzhen Wision Technology Co., Ltd.			
Project:	WIM4	Rev:	V13
File:	CPU/MCU/RTC	Draw:	2
Date:	Monday, November 21, 2022		
Designer: lcy	Yan		




DDR Channel 0




DDR Channel 1




EMMC




Power ON Config



SPI Flash



TST




Bootling Sequence Diagram

EMMC_EN	SPINOR_EN	1st Boot	2nd Boot	3rd Boot	4th Boot
0	0	SD Card	eMMC	SPI Flash	USB
1	0	SD Card	SPI Flash	eMMC	USB
x	1	USB			

Shenzhen Wesion Technology Co., Ltd.


Project:	VIM4		
File:	eMMC		
Date:	Monday, November 21, 2022	Rev:	V13
Designed_by:	Toll	Sheet:	4



MIPI-CSI1

MIPI-CSI2

Shenzhen Wesion Technology Co., Ltd.			
Project:	VIM4		
File:	CSI_CAMERA		
Date:	Monday, November 21, 2022	Rev:	V13
Designed_by:	Totti	Sheet:	5



LIB: 2020-11-24

AVDD08_DP	AJ13	AK13
AVDD08_DP	AJ15	AK15
AVDD18_DP	AJ14	AK14
AVDD18_DP	AL10	AK10
AVSS_DP		

AM18	MIPI_DSI_D0N
AN18	MIPI_DSI_D0P
AR18	MIPI_DSI_D1N
AP18	MIPI_DSI_D1P
AU19	MIPI_DSI_CLKN
AT19	MIPI_DSI_CLKP
AR17	MIPI_DSI_D2N
AP17	MIPI_DSI_D2P
AU18	MIPI_DSI_D3N
AT18	MIPI_DSI_D3P

AM15	LVDS_B_0N	6TP1	1P	TP-0_5FPC_PIN
AN15	LVDS_B_0P	6TP2	1P	TP-0_5FPC_PIN
AT17	LVDS_B_1N	6TP3	1P	TP-0_5FPC_PIN
AT16	LVDS_B_1P	6TP4	1P	TP-0_5FPC_PIN
AR15	LVDS_B_2N	6TP5	1P	TP-0_5FPC_PIN
AP15	LVDS_B_2P	6TP6	1P	TP-0_5FPC_PIN
AU16	VX1_B_D0N			
AU15	VX1_B_D0P			
AR14	VX1_B_D1N			
AP14	VX1_B_D1P			

AT15	VX1_B_D2N			
AT14	VX1_B_D2P			
AT13	VX1_B_D3N			
AU13	VX1_B_D3P			
AN12	VX1_B_D4N			
AM12	VX1_B_D4P			
AP12	VX1_B_D5N			
AR12	VX1_B_D5P			
AP11	VX1_B_D6N			
AR11	VX1_B_D6P			
AN11	VX1_B_D7N			
AN10	VX1_B_D7P			


AU12	6R4	620R	1%	R0201
AL16				
AL17				
AL19				

LVDS, To support FHD, must use LVDS B and C


For all of these 4 ports eDP, MIPI DSI, LVDS, VX1, terminal resistor connecting DIF_REXT to GND is required

Pin VX1_LPP, VX1_LPN and VX1_ATP only for Test


A311D2
BGA_16_1X14_3_B025_0P4



MIPI-DSI






VBO / DSI









Shenzhen Wesion Technology Co., Ltd.			
Project:	VIM4		
File:	DSI/eDP/LVDS/VX1		
Date:	Monday, November 21, 2022	Rev:	V13
Designed_by:	Toll	Sheet:	6


HDMI IN




HDMI OUT




Shenzhen Wision Technology Co., Ltd.			
Project:	VIM4	Rev:	V13
File:	HDM	Draw:	7
Date:	Monday, November 21, 2023		
Designed by:	Yan		




Wi-Fi & BT




Ethernet




Configuration



RJ45



WOL



UJK

Lib: 2020-11-24





A311D2
BGA_16_1X14_3_B025_0P4


GND

Shenzhen Wision Technology Co., Ltd.			
Project:	VIM4	Rev:	V13
File:	DVSS	Draw:	11
Date:	Monday, November 21, 2023		
Designer: ljr	Yan		

Power Tree:



- 1) All test values refer to 80% of typical power voltage.
- 2) VDDAO_3.3V & VCC3.3V should ramp up > 0.5ms later than VDD_EE.
- 3) All power sources should get stable within 20ms (except VDDQ, VDD_QLP).
- 4) No sequence requirement between VDD18_AO and VDD_EE.
No sequence requirement between VDDCPU_A & VDDCPU_B & VDD_NPU & VDD_GPU & VDDQ
- 5) VDDIO_AO18 should ramps up earlier or at the same time with VDDAO_3.3V & VCC3.3V, VDDAO_3.3V & VCC3.3V should never be 2.5V higher than VDD18_AO.
- 6) RESET_n should keep low for at least 40ms after power up (except VDDQ, VDD_QLP).



A reset IC should monitor VDDIO3.3V, output lower (lower than 1.5V) before other power rails turning off.
There is no power off sequence requirement between other power rails.

Shenzhen Wision Technology Co., Ltd.			
Project:	VIM4	Rev:	V13
File:	POWER TREE	Drawn:	
Date:	Monday, November 21, 2023	Drawn:	12
Designed_by:	Tian	Drawn:	

